Loading 3D model… large boards can take a moment.
Autonomous, end-to-end PCB design, schematic capture, layout, routing, verification, and manufacturing exporter for AI coding agents (Antigravity, Claude Code, Codex).
Drives KiCad 9 natively via headless command-line interfaces (kicad-cli), Python bindings (pcbnew), and direct S-expression manipulation.
Unified KiCad Automation Controller (kicad_ctl.py):
Connector Edge Orientation Engine (connector_rules.py):
Pre-Flight Placement & Clearance Validator (placement_validator.py):
F.CrtYd / B.CrtYd), connector edge alignments, and $\ge 0.5,\text{mm}$ board-edge clearances.scripts/kicad/drc_check.py and kicad_ctl.py audit-placement.Deterministic 2-Layer Router (autoroute_2layer.py):
B.Cu).ZONE_CONNECTION_FULL) to prevent starved_thermal violations.Hardened KiCad 9 Headless Engine:
zone.GetFilledPolysList() to locate and bridge isolated ground flood islands.1-Command JLCPCB Fabrication Exporter (export_jlcpcb.py):
| Phase | Output Deliverables | Gate Requirement |
|---|---|---|
| 1. Concept | Functional specifications, pinout table, mechanical constraints | User confirms all physical and electrical trade-offs |
| 2. Schematic & Sourcing | Validated .kicad_sch, embedded library symbols, priced BOM | kicad-cli sch erc passes clean; all nets asserted |
| 3. Layout & Routing | Placed, routed, and poured .kicad_pcb | kicad-cli pcb drc 0 errors / 0 unconnected items |
| 4. Fabrication | Gerber archive, CPL, BOM, 3D renders in jlcpcb_production/ | Independent verification scripts pass; package census clean |
pcb-skill/
├── scripts/
│ ├── kicad/ # KiCad controller, 2-layer router, cleanup engine, JLCPCB exporter
│ ├── placement/ # Footprint courtyards, keepout checkers, clearance analysis
│ ├── routing/ # DSN/SES router runners, watchdog monitors
│ ├── verify/ # Netlist assertions, Gerber parser, drill census
│ └── run_all_tests.py # 20-check automated regression test suite
├── skills/
│ └── pcb/
│ ├── SKILL.md # Agent skill manifest & instruction prompt
│ └── references/ # Workflow rules, review protocols, JLC limits, bringup guides
├── docs/ # Architecture documentation & case studies
├── setup/ # Setup guides for KiCad, headless CLI, and browser integration
└── README.md
Run the full headless test suite:
python3 scripts/run_all_tests.py
Validates toolchain availability, command dispatchers, board cleanup, router SES integration, DRC parsing, schematic symbol embedding, and live THT / SMT project rule checks.
This skill builds upon, extends, and synthesizes concepts from two foundational open-source projects:
daishuge/pcb-skill:
mixelpixx/KiCAD-MCP-Server:
MIT License. See LICENSE for details.
No comments yet. Be the first to ask about this board.