Loading 3D model… large boards can take a moment.
A fairly low-cost 4-layer AMD/Xilinx Artix-7 FPGA development board with bidirectional and unidirectional high-speed signals, SRAM, DAC and USB-C connection with built-in JTAG programmer. Designed for JLC04161H-7628 layer stackup in KiCad. All available components include JLCPCB parts numbers for assembly. The project includes KiBot configuration for documentation and production files generation automation.
The development board includes:
The built-in FTDI FT232H chip can be used instead of AMD/Xilinx programmer in Vivado Hardware Manager. The FTDI device needs to be configured using Vivado's program_ftdi utility. Refer to the Programming FTDI Devices for Vivado Hardware Manager Support for details.
The KiBot config to automatically generate production files:
Usage:
kibot --schematic "CPArti FPGA dev board.kicad_sch" -c JLCPCB.kibot.yaml JLCPCB
The KiBot config to automatically verify the design and generate documentation files.
The ERC (Electrical Rules Check) and DRC (Design Rules Check) are performed before each file generation.
Usage:
# schematic
kibot --schematic "CPArti FPGA dev board.kicad_sch" -c config.kibot.yaml print_sch
# PCB top & bottom side
kibot --schematic "CPArti FPGA dev board.kicad_sch" -c config.kibot.yaml print_PCB_top print_PCB_bottom
# PCB 3D view
kibot --schematic "CPArti FPGA dev board.kicad_sch" -c config.kibot.yaml 3D_top_view
XC7A50T-FTG256 Datasheets: Artix 7 FPGAs Data Sheet: DC and AC Switching Characteristics (DS181) 7 Series FPGAs PCB Design Guide (UG483) 7 Series FPGAs Clocking Resources User Guide (UG472) 7 Series FPGAs Configuration User Guide (UG470) xc7a35tcsg324 device pinout
Designed for clock signal phase alignment system Reference: https://www.mdpi.com/2079-9292/13/16/3295
Terminations are implemented as suggested in 7 Series FPGAs PCB Design Guide (UG483). PCB cost (and therefore size) optimization is a more important objective than power efficiency. For this reason a Thevenin parallel termination is implemented, since generating a separate VTT=3.3V/2=1.65V would require more space and increase power places complexity.
FTDI FT232H Datasheet: https://ftdichip.com/wp-content/uploads/2020/07/DS_FT232H.pdf
IS61WV25616EDBLL 256k x 16 high speed asynchronous SRAM Datasheet: https://www.issi.com/WW/pdf/61-64WV25616EDBLL.pdf
DAC: AD9744 Datasheet: https://www.analog.com/media/en/technical-documentation/data-sheets/AD9744.pdf
op-amp: OPA356 Datasheet: https://www.ti.com/lit/ds/symlink/opa356.pdf
MAX7219 Datasheet: https://www.analog.com/media/en/technical-documentation/data-sheets/MAX7219-MAX7221.pdf
5.0V DC-DC Converters: Texas Instruments TPS54561 Datasheet: https://www.ti.com/lit/ds/symlink/tps54561.pdf
3.3V, 1.8V and 1.0V DC-DC Converters: Texas Instruments TPS62823 Datasheet: https://www.ti.com/lit/ds/symlink/tps62823.pdf
Power Sequencer: Texas Instruments LM3881 Datasheet: https://www.ti.com/lit/ds/symlink/lm3881.pdf
2x auctioneering Schottky diode for dual supply (USB and barrel jack)
No comments yet. Be the first to ask about this board.