Loading 3D model… large boards can take a moment.
Copyright (c) 2016-2021 Antmicro <https://www.antmicro.com>_
.. image:: https://img.shields.io/badge/View%20on-Antmicro%20Open%20Source%20Portal-332d37?style=flat-square :target: https://opensource.antmicro.com/projects/apalis-smart-vision-baseboard
.. image:: Images/apalis-baseboard.png
This repository contains open hardware design files for Antmicro’s Apalis Smart Vision Baseboard - a custom baseboard for the Toradex Apalis family <https://www.toradex.com/computer-on-modules/apalis-arm-family>_ of SoMs (Systems on Module). The board has a unified FFC connector exposing the MIPI CSI-2 interfaces of the Apalis modules. The FFC connector is electrically compatible with a range of image acquisition platforms developed by Antmicro.
The main repository directory contains the Altium PCB project file, the Outjob file, LICENSE and README. The remaining files are stored in the following directories:
PCB - contains all Altium design filesLibraries - contains the component librariesDocumentation - contains selected files for device fabrication (schematics in PDF, BoM) generated from the Altium project filesImages - contains graphics for this README3DModel - contains files defining the mechanical model of the assembled boardThe PCB project files were prepared in Altium Designer 14.1.
The picture below presents a general layout of the PCB with marked I/O interfaces.
.. image:: Images/layout.png
The board can be produced and assembled using the provided design files. Refer to the mechanical layers for more information regarding the PCB stackup recommended for fabrication. The board accepts power supply voltage in the 6-24VDC range. It is recommended to use a 12V 2A DC supply to power the board. The module will start automatically right after applying a power supply.
Most of the debug messages are provided through the serial console.
The board is equipped with an FTDI chip providing the UART interface to the host PC.
Refer to the schematic sheets for more details.
The default debug UART channel is accessible through /dev/ttyUSB0 (assuming that there are no other FTDI units connected to your PC).
The default baudrate for the serial debug connection is 115200 baud with an 8-bit transmission, 1 stop bit and with no flow control.
Apache-2.0 <LICENSE>_
No comments yet. Be the first to ask about this board.