Loading 3D model… large boards can take a moment.
A complete 2-layer ESP32-WROOM-32E development board designed in KiCad, integrating USB-to-UART programming, protected USB power input, 3.3 V regulation, BOOT/RESET control, GPIO expansion, and protected I²C interfaces.
This project presents the complete hardware design of a compact ESP32-WROOM-32E development board, including schematic capture, component selection, PCB layout, power distribution, interface protection, signal connectivity, design-rule verification, and manufacturing-data generation.
The design combines a Micro-USB interface, USB-to-UART bridge, regulated 3.3 V power architecture, ESP32 boot and reset circuitry, GPIO expansion headers, and protected I²C connectivity into a single 2-layer PCB.
The complete design package includes the KiCad schematic and PCB source files, bill of materials, manufacturing outputs, design documentation, PCB layout views, 3D board views, and verification records.
| Parameter | Specification |
|---|
| MCU / Module | Espressif ESP32-WROOM-32E-H4 |
| USB Connector | Micro-USB, Molex 105017-0001 |
| USB-UART Bridge | CH340E |
| CH340E Supply | +3.3 V |
| Voltage Regulator | AP2112K-3.3 |
| USB ESD Protection | SP0503BAHT |
| I²C ESD Protection | 2 × AXGD10603NR |
| I²C SDA | GPIO21 |
| I²C SCL | GPIO22 |
| I²C Pull-ups | 4.7 kΩ to +3.3 V |
| Logic Voltage | 3.3 V |
| PCB Layers | 2 |
| PCB Thickness | 1.6 mm nominal |
| Board Dimensions | 51.75 mm × 31.00 mm |
| CAD Platform | KiCad 9.x |
| Design Verification | ERC + DRC completed |
| Hardware Status | PCB not yet fabricated |
flowchart LR
USB[Micro-USB] --> ESD[USB ESD Protection]
ESD --> FUSE[500 mA Resettable Fuse]
FUSE --> V5[+5 V Rail]
V5 --> LDO[AP2112K-3.3]
LDO --> V3[+3.3 V Rail]
V3 --> ESP[ESP32-WROOM-32E]
V3 --> UART[CH340E USB-UART]
V3 --> I2C[I²C Pull-ups]
UART <-->|UART0| ESP
BOOT[BOOT / GPIO0] --> ESP
RESET[EN / RESET] --> ESP
I2C --> SDA[GPIO21 / SDA]
I2C --> SCL[GPIO22 / SCL]
SDA --> ESP
SCL --> ESP
ESP --> GPIO[GPIO Expansion Headers]
The complete electrical schematic is available as a PDF for detailed review.
The PDF contains the complete electrical design, including:
The PCB is a compact 51.75 mm × 31.00 mm, 2-layer design with a nominal thickness of 1.6 mm.
The PCB layout was developed with consideration for:
The completed PCB routing is shown below.
The routing includes:
The schematic and PCB were reviewed using KiCad's electrical and physical design verification tools.
ERC was completed to review:
Relevant ERC issues were reviewed and resolved as part of the schematic verification process.
PCB DRC was completed to review:
The resulting PCB layout was reviewed for unresolved critical DRC violations.
| Verification Item | Status |
|---|---|
| Schematic ERC | ✅ Completed |
| PCB DRC | ✅ Completed |
| Net Connectivity | ✅ Reviewed |
| Component Footprints | ✅ Reviewed |
| Board Dimensions | ✅ Verified |
| Manufacturing Outputs | ✅ Generated |
The repository includes the generated manufacturing data associated with the PCB design.
The manufacturing package contains:
The project includes a component-level Bill of Materials for the board.
The BOM contains component references, values, footprints, and available part/manufacturer information.
ESP32-WROOM-32-USB-Development-Board/
│
├── README.md
├── LICENSE
├── CHANGELOG.md
├── .gitignore
├── .gitattributes
│
├── ESP32-WROOM-32-Schematic-original-export.pdf
│
├── hardware/
│ ├── kicad/
│ │ ├── ESP32-WROOM-32.kicad_pro
│ │ ├── ESP32-WROOM-32.kicad_sch
│ │ └── ESP32-WROOM-32.kicad_pcb
│ │
│ ├── bom/
│ │ └── ESP32-WROOM-32_BOM.csv
│ │
│ └── fabrication/
│ └── gerbers/
│
├── docs/
│ ├── SCHEMATIC.md
│ ├── ARCHITECTURE.md
│ ├── PINOUT.md
│ ├── MANUFACTURING.md
│ ├── VALIDATION.md
│ │
│ └── images/
│ ├── 3d-front.png
│ ├── 3d-back.png
│ ├── 3d_2.png
│ ├── pcb-layout.png
│ ├── pcb-layout-alternate.png
│ └── pcb-routing.png
│
├── project/
│ ├── design-notes.md
│ ├── repository-audit.md
│ └── SHA256SUMS.md
│
└── archive/
└── original/
| Document | Description |
|---|---|
| Architecture | Functional and power architecture |
| Schematic Documentation | Schematic organization and design blocks |
| Pinout | GPIO and interface mapping |
| Manufacturing | Manufacturing-data inventory |
| Validation | Design verification information |
| Design Notes | Engineering design notes |
| Repository Audit | Project package scope and status |
Status: PCB design package completed
The schematic, PCB layout, component selection, BOM, manufacturing outputs, and CAD-level design verification have been completed.
The PCB has not yet been fabricated or hardware-validated.
The repository therefore documents the CAD design and generated engineering files without claiming measured electrical, RF, thermal, assembly, or production results.
This hardware design is released under the CERN Open Hardware Licence Version 2 – Strongly Reciprocal (CERN-OHL-S-2.0).
See the LICENSE file for the complete licence terms.
No comments yet. Be the first to ask about this board.