stm32h750-dev-board

Public

@essenceia

Download board files

Files for version 1. Pick what you came for.

Share stm32h750-dev-board

Check access before sharing the link.

Who can open this board

Anyone can open this board. No sign-in is required.

This link opens the latest version. Copying it does not grant additional access.

Loading 3D model… large boards can take a moment.

README

10 year Anniversary developpement board

Minimal custom arm m7 devloppement board designed as a 10 year anniversary present.

Selected MCU : STM32H750VBT6TR

MCU package : LQFP-100

Requirements :

  • SWD debug connected with pinout compatible with native 20 pin J-Link probe

  • Route all remaining mcu pins to female connectors

Schematics

Schematic : schematics

PCB

Resulting pcb, front :

back :

SWD Connector Pinout:

The following table lists the J-Link / J-Trace SWD pinout.

PinSignalTypeDescription
1VTrefInputThis is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2VsupplyNCThis pin is not connected in J-Link. It is reserved for compatibility with other equipment. Connect to Vdd or leave open in target system.
3Not usedNCThis pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.
5Not usedNCThis pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.
7SWDIOI/OSingle bi-directional data pin.
9SWCLKOutputClock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.
11Not usedNCThis pin is not used by J-Link. This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.
13SWOInputSerial Wire Output trace port. (Optional, not required for SWD communication.)
15nRESETI/OTarget CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET". This signal is an active low signal.
17Not usedNCThis pin is not connected in J-Link.
195V-SupplyOutputThis pin is used to supply power to some eval boards.

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

Future improvements ideas

  • After adding support for USB 3.0 and up switch usb b mini for thunderbolt
Comments

No comments yet. Be the first to ask about this board.

Ask about this board

Sign in to BoardRepo

New here? Signing in creates your account; there is no separate sign-up.